Abstract-Silicon carbide as an emerging technology offers potential benefits compared with the currently used silicon. One of these advantages is higher efficiency. If this is targeted, reducing the on-state losses is a possibility to achieve it. Parallel-connecting devices decrease the on-state resistance and therefore reduce the losses. Furthermore, increasing the amount of components such as parallel connection of devices introduces an undesired tradeoff between efficiency and reliability, since an increased component count increases the probability of failure. A reliability analysis has been performed on a three-phase inverter rated at 312 kVA, using parallel-connected power modules. This analysis shows that the gate voltage stress has a high impact on the reliability of the complete system. Decreasing the positive gate-source voltage could, therefore, increase the reliability of the system approximately three times without affecting the efficiency significantly. Moreover, adding redundancy in the system could also increase the mean time to failure by approximately five times.
I. INTRODUCTION

S
ILICON carbide (SiC), as a wide bandgap material, offers three main potential benefits compared with the currently used silicon (Si). These benefits can be listed as higher efficiency, higher switching frequency, and higher temperature of operation [1] . The benefits of SiC technology have been identified in many applications, such as power factor correction [2] , telecom [3] , microgrids [4] , wind power [5] , high-voltage direct current transmission [6] , modular multilevel converters [7] , [8] , inverters [9] - [11] , automotive applications [12] - [14] , solar power [16] , and dc-dc converters [17] , [18] .
If high efficiency is targeted, the most important parameter that has to be controlled is the power losses. These power losses can be divided into mainly two components: 1) switching losses; and 2) conduction losses. In order to reduce the switching losses, it is important to ensure low-inductive gate Manuscript and commutation loops, permitting fast switching performance of the device. One possibility to reduce the conduction losses is either to connect discrete components in parallel [19] - [24] or to build power modules with several chips connected in parallel [24] - [27] . For the power module case, the so-called Miller effect may impair stable operation of the module [28] .
In particular, this effect may cause cross-talk, which might induce accidental turn-ON and self-sustained oscillations. Different gate drive units have been proposed in order to solve this issue [29] , [30] . Another possibility, which could result not only in reduction of the conduction losses, but also in a fast switching performance, is the parallel connection of lower current-rated power modules. This will result in low losses and higher power ratings. This has been proposed and tested in [31] and [32] , where an efficiency higher than 99% has been reported in combination with a power rating higher than 300 kVA. Nevertheless, increasing the amount of components, such as parallel connection of devices, has a negative impact on the reliability of the system. By introducing additional components, the probability of failure increases. Therefore, an undesired tradeoff between the high efficiency targeted and the reliability of the system is introduced. Several studies have been performed regarding the reliability performance of SiC devices. These studies have analyzed different modes of failure of the devices, such as short-circuit behavior and protection [33] - [37] , long-term reliability [37] - [45] , gateoxide stability and threshold voltage instability [46] - [51] , and high-temperature conditions [52] - [56] .
However, these studies have been focused on the variation of the electrical internal parameters, such as the threshold voltage, of the devices. Therefore, it is the main focus of this work to analyze the reliability aspect of a SiC power electronic system using the information derived from reliability tests. An estimation of the life expectancy of a three-phase two-level voltage source converter (VSC) is performed. Additionally, important information about what parameters govern the reliability of the system is derived. Section II gives a description and experimental results of the system analyzed in this paper. In Section III, a reliability analysis is described and the results are discussed in Section IV. An analysis of the life expectancy regarding the gate voltage and number of power modules is also included in this section. Finally, the conclusions are drawn in Section V.
II. VOLTAGE SOURCE CONVERTER
The three-phase two-level VSC analyzed in this paper has a switching frequency of 20 kHz, an output current 2168-6777 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. of 450 A rms, and a dc-link voltage of 650 V. Assuming a typical line-to-line output voltage of 400 V, the rated output power will be 312 kVA. It makes use of parallel-connection of power modules. This reduces the ON-state resistance, which will result in a reduction of the conduction losses. This is important when high efficiency is targeted. The power module used in this system is the Cree Inc. CAS100H12AM1 module (see Fig. 1 ). This is an all-SiC power module rated at 1200 V and 168 A. It has an ON-state resistance of 16 m at room temperature (RT). Fig. 2 shows a photograph of the partially built VSC analyzed in this paper. The requirements for high efficiency and current density are met when ten power modules are connected in parallel. This maintains the switching losses without a significant change, while reducing the conduction losses by a factor of ten. Moreover, distributed gate drive units per module will contribute in order to keep a certain switching performance. Additionally, a proper current density means that at rated load current, the current flowing through each of the power modules is sufficiently high to increase the junction temperature to the level where the ON-state resistance is well within the positive-temperature-coefficient range. Being in this range is an essential condition for the autobalancing mechanism of the current. This guarantees a uniform sharing of the current among the parallel-connected power modules. Moreover, an even number of power modules reduces the system complexity and is an important factor if a symmetrical placement is targeted [31] .
A switching frequency of 20 kHz was chosen in order to reduce the size of the passive components, such as the dc-link capacitance. For this application, it was decided to use MKP capacitors (Metallized Polypropylene Film Capacitors), in particular MKP1848C66012JY5, which meet the requirement of voltage ratings and capacitance. Finally, a total dc capacitance of 720 μF was found for the desired ripple of the dc-link voltage. Table I presents the electrical parameters of the VSC. A more detailed explanation of the methodology and construction process of this converter can be found in [32] . Fig. 3 (a) and (b) shows the experimental results of the inverter operating at 4 and 20 kHz, respectively, supplying a motor drive. These results were obtained at more than 200 kVA. Symmetrical phase current with a motor drive as a load and closed-loop control are shown. The line-to-line voltage is also illustrated showing typical characteristics for pulsewidth modulation as expected. Table II shows the experimental results when driving an electrical machine while operating the inverter at an efficiency higher than 99%. Furthermore, in order to perform a reliability analysis, it is important to extrapolate the mean time to failure (MTTF) from the accelerated tests of each component. It is important to note that the power module used to build the converter consists of parallel connection of single chips from the first generation of Cree devices. These components have evolved into a second generation and even a third where the reliability issues as well as performance have been investigated and improved [39]- [42] . Therefore, in this paper, the reliability calculations have been performed using the data from the second generation. A corresponding design, targeting high efficiency using parallel connection of power modules using the Cree Inc. CAS300M12BM2 [see Fig. 4 (a)] power module rated at 1200 V and 300 A, with an ON-state resistance of 5 m at RT, has been proposed for the calculations, as shown in Fig. 4 (b). This power module is built using the parallel connection of six single-MOSFET chips and six antiparallel connections of diodes [57] .
Using the information from the manufacturer available in [37] and [38] and considering the values for the rated application of the converter, the temperature stress of the diodes were plotted. The MTTF values have been derived for each failure mode in the case of the MOSFETs. Similarly, in [58] , the MTTF value of the dc-link capacitor has been derived. Table III summarizes the MTTF (hours and years) and failure rate of the components at the rated condition, including the dc-link capacitors used for the construction of the inverter. It must be noted that the definition used for the failure rate is the reciprocal of the MTTF in years. Two failure modes have been identified, gate voltage stress and drain-source voltage stress.
The extrapolated values are related to the single chip. Therefore, a reliability calculation must be performed in order to obtain the MTTF and failure rate of the power module (see Table IV ). This calculation basically consists of series connection of all the single chips used in order to build the power modules, as shown in Fig. 8 . The failure rate for the power module considering both failure modes, the V GS stress and the V DS stress, was calculated using (1), where the subscript X represents each failure mode. Basically, in this scenario, all the failure rates, diode and MOSFETs, must be added for each failure mode (gate voltage stress and drainsource voltage stress). This is mainly due to the fact that all the chips must be on the safe state such that the module can operate properly. Accordingly
III. RELIABILITY ANALYSIS In this paper, as shown in Tables III and IV , two failure modes have been analyzed. These are: 1) V DS stress and 2) V GS stress. Moreover, two cases of analysis have been performed. The first is a case of no redundancy; on the other hand, the second case takes advantage of the parallel connection of power modules and introduces the so-called active redundancy.
A. No Redundancy
When no redundancy is considered, all the components of the system are connected in series for the reliability analysis as shown in Fig. 9 . This means that all the components must be working properly to consider that the system is working. Table V shows the calculated MTTF, using (2), for each failure mode as well as the failure rate for the rated condition shown in Table I . It is possible to note that the life expectancy is dominated by the gate voltage stress, and it is approximately 6.57 years
B. Active Redundancy
When active redundancy is targeted, two possible scenarios could be considered. In the first case, no additional modules are considered for each phase leg, and the VSC has the same amount modules as in the no-redundancy case. On the other hand, also a second case is studied, where additional power modules are included in the design, permitting the inverter to continue operation at an efficiency higher than 99%. In order to achieve the targeted redundancy, additional components should be included in the switching loop, such as disconnectors. These components will add parasitic inductances that modify the switching performance and consequently the efficiency of the system. However, in this investigation, all these additional components are considered to be more reliable than the power modules and capacitors. Disconnectors such as the one described in [59] could be used in order to physically disconnect the power module (see Fig. 10 ). This will allow the remaining electrical power modules continue their operation. Traditionally, if a power module fails, the removal or replacement of the respective power modules is a complicated procedure that requires the inverter to stop its operation, therefore, increasing the down time of the VSC. The described disconnector in [59] is based on the idea that disconnecting a failed power module can be realized automatically by means of a remote controllable trigger signal. This automatic disconnection can be realized within a short time period.
1) No Additional Power Modules:
For this case of active redundancy, the VSC required only half, i.e., two power modules per phase in order to operate at the rated conditions (see Fig. 11 ). However, in this case, the inverter efficiency will Reliability block diagram for one phase of the high-efficiency SiC three-phase inverter with active redundancy. drop to 98.7%, lower than the targeted 99% [31] , [32] . In order to calculate the MTTF of the system, several calculations must be performed, considering the fact that the failure rate is not constant. For redundant systems, a higher reliability is expected for shorter mission times. Therefore, a failure rate dependent on time is expected. For each phase of the inverter, four different states are considered. These states are: 1) fully functional (all power modules working); 2) one failed (one power module failed); 3) two failed (two power modules failed); and 4) phase failed (more than two power modules failed).
Finally, the failure rate for each state must be calculated using the methodology for series and parallel system. For instance, for the first state 1), Fig. 12 shows the equivalent system of a single phase, and using
the failure rate was calculated. Similarly, calculations were performed for each of the other states. Consequently, by applying a Markov chain analysis, it is possible to introduce the several states of the system described above. This method made possible to calculate the probability of the system to be in this predefined states. These probabilities are calculated from the transition rates between the states, which in this case are the failure rates [60] , [61] . Fig. 13 shows the transition between the considered states. The probabilities of failure with respect to the mission time were calculated for each state of the system and for each failure mode as seen in Fig. 14(a) and (b) . From these probabilities, the failure rate of the phases could be calculated. The three phases are connected in series from the reliability perspective. Therefore, the failure rate of the system could be calculated as well as the probability density function, which contains the MTTF [see Fig. 14(c) and (d) ]. It must be noted that the plots for V DS stress and V GS stress are extended to 400 and 100 years, respectively, in order to illustrate how the failure rate changes regarding the mission times. It must be noted how the probability of the system to fail increase with time as expected. The probability of the system to be in the first state, where all power modules are properly operating, rapidly falls with time. Furthermore, the failure rate of the system also increases with time and is not constant as in the no-redundancy case. Finally, active redundancy with no additional power modules increases the MTTF several times, approximately 34.38 years, as shown in Table VI .
2) Additional Power Modules: For this case of active redundancy, two additional power modules per phase are considered in the analysis; the VSC required four power modules per phase in order to operate at the rated conditions and efficiency (see Fig. 15 ). Furthermore, it is chosen to have two additional power modules in order to keep the symmetrical placement of the modules, which contributes to the proper current sharing between the modules. This current sharing is dependent of the parasitic elements such as the stray inductance in the bus bar.
In order to calculate the MTTF of the system, a similar methodology as in the previous case for redundant systems is applied where a higher reliability for shorter mission times and failure rate dependent of time are expected. For each phase of the inverter, the same four different states are considered. These states are: 1) fully functional (all power modules working); 2) one failed (one power module failed); 3) two failed (two power modules failed); and 4) phase failed (more than two power modules failed). It is considered a failure of the system when three or more modules fail. This is mainly due to the fact that operating with four modules or less, the inverter is not able to keep the efficiency higher than 99%. Finally, the failure rate for each state must be calculated using the methodology for series and parallel system, as in the previous case. For instance, the failure rate of the first state 1) is calculated using the following. Similarly, the failure rate for each state has been calculated. Thus
Consequently, applying a Markov chain analysis and considering the three phases are connected in series from the reliability perspective as in the previous case. The failure of the system could be calculated as well as the probability density function. Finally, active redundancy with additional power modules also increases the MTTF several times, approximately 18.56 years, as shown in Table VII.
IV. DISCUSSION
As shown in the previous section, the gate-source voltage stress determines the life expectancy of the system. A more detailed description on how the MTTF varies regarding the gate voltage is shown in Fig. 16 . Higher life expectancy is obtained by reducing V GS . However, if active redundancy is included, a similar value of life expectancy could be achieved as in the case when V GS is reduced, without reducing the gate voltage. Moreover, the failure rate of the diode, derived from the manufacturer data [37] , has more influence at lower gate voltages where the failure rates of the MOSFETs are lower, than at higher gate voltages where the failure rates of the MOSFETs are greater.
Furthermore, reducing the gate-source voltage impacts on different parameters of the system such as the ON-state resistance and the switching speeds, thus affecting the total losses of the system. Using a simulation model of the power module, it is possible to estimate how these losses depend on the gate voltage. The simulation model of the investigated power module (CAS300M12BM2) was developed using ANSYS Simplorer and Q3D. Finally, the power module was simulated with LTSPICE including the parasitic elements derived from ANSYS [58] . Fig. 17(a) and (c) shows the experimental results and the simulation results, respectively, for the turn-ON transitions. Similarly, Fig. 17(b) and (d) shows the results for the turn-OFF transition. It can be noted that the simulation results fit the experimental results appropriately. Therefore, an estimation of how the total losses change regarding V G S could be performed.
Using the developed simulation model, the transient performance at different gate voltages were analyzed and plotted in Fig. 18 . It is possible to estimate how the switching losses as well as the conduction losses vary depending on the gate voltage. As expected, the lower V GS , the higher the losses.
Therefore, reducing the gate voltage will affect the efficiency of the system as shown in Fig. 19 . By decreasing the positive gate-source voltage by 3 V, the reliability of the system is increased approximately four times (solid line in Fig. 19 ) and the efficiency is reduced by approximately 0.1%. Nevertheless, the reduction of the efficiency is not significant compared with the MTTF improvement.
Moreover, decreasing the gate voltage will increase the losses of the system and, therefore, the junction temperature of the SiC chip will rise. One possibility so as to maintain the validity of this study is to recalculate the cooling system, such as the cooling block, in order to keep the junction temperature at 150°C. However, this might lead to a more bulky system. On the other hand, if the temperature variation is considered into the analysis, the MTTF will get affected as well. Using the so-called Arrhenius relation, the acceleration factor could be calculated with respect to the reference point at 150°C. Assuming water-cooling with a proper water flow rate in order to guarantee a turbulent flow, the junction temperature for each gate voltage can be calculated as
where
and
where T w is the average temperature of the cooling water between the input and output, T J TEST is the junction temperature at the reference point, T J i is the junction temperature at each gate voltage, P TEST is the losses at the reference point, P i is the losses at each gate voltage, A is the total area for heat dissipation, and h is the heat transfer coefficient. Using Arrhenius relation [62] , the acceleration factor which results from operating a device at an elevated temperature
is calculated, where k is the Boltzmann constant, T TEST is the junction temperature at the reference point, and E a is the activation energy required to initiate a specific type of failure mode.
Finally, the new MTTF considering the temperature variations is calculated from
Fig . 19 shows the modified MTFF (dashed line) with respect to the gate voltage. It must be noted that decreasing the gate voltage could also lead to a lower reliability due to the high temperature of the junction. By decreasing the gate voltage, the power losses raise and therefore the junction temperature as well. This has a negative impact on the total reliability of the system. In this case, by decreasing the gate voltage 3 V, the MTTF increases approximately 2.5 times and the efficiency is reduced by approximately 0.1%. As described in Section I, parallel connecting devices will increase the amount of components and this has a negative impact on the reliability performance of the system. By introducing additional components, the probability of failure is increased. Therefore, an undesired tradeoff between the high efficiency targeted and the reliability of the system is introduced. Fig. 20 shows how the MTTF varies with respect to the amount of modules per phase. By having more modules connected in parallel, the conduction losses drop, and therefore, the efficiency increases. However, the MTTF decreases as the number of power modules increases.
Nevertheless, several assumptions have been made in order to perform the reliability study. First, when active redundancy is introduced, this implies that the power modules that fail during operation are disconnected. As soon as this occurs, the remaining power modules will conduct higher current in order to maintain the rated output power. By conducting higher current, the device temperature will increase affecting the reliability of the system. Nevertheless, the reliability calculations have been done using the extrapolated values at 150°C, i.e., that the performed study is a worst case analysis. Also, during the blanking time, part of the current flows through the intrinsic body diodes of the MOSFETs. Several studies have been dealing with the reliability of the body diode [41] - [43] . These studies show a stable body diode performance under a 1000-h dc body diode stress of 22 A.
Additionally, the negative gate-source voltage, used in many applications, might apply more stress and therefore influences the reliability of the complete system. Several studies have been performed already regarding this aspect [42] - [44] . These studies show stable threshold voltages for V GS = −15 V of stress for 1000 h at 150°C. The average threshold voltage shift for the devices under this stress was approximately −50 mV. However, it is the hypothesis of the authors that the use of the body diode of the device as well as the negative bias stress might impact the reliability of the system and could influence the life of the inverter. Therefore, this must be investigated in order to determine the failure rate and MTTF with respect to these conditions. Moreover, the packaging itself could be the factor that determines the reliability of the system. However, for the power module analyzed in this paper, the package is similar to the one used for silicon Isolated Gate Bipolar Transistor (IGBT) power modules, which has been proved for several applications under different reliability standards. The reliability issues introduced due to the packaging will be the same as in the Si counterpart, and there will not be major differences between the two semiconductor cases. Therefore, the reliability issues from the packaging point of view do not have a major contribution in the analysis. The focus of this work is on the reliability aspects from the semiconductor point of view.
Finally, different strategies could be used so as to increase the reliability of a system, such as reducing the temperature. In order to do this, a lower current must flow through the power modules, i.e., more devices connected in parallel, which will not necessarily increase the reliability of the system. Instead, adding additional components might have a negative effect on the operating life of the system. Another possibility is to decrease the voltage level, which could also increase the reliability of the system. However, in this case, an additional transformer is needed so as to satisfy the rated conditions of the system. Nevertheless, the drain-source voltage stress does not determine the reliability of the system. Finally, higher quality components, i.e., better SiC chips, will also increase the final reliability.
V. CONCLUSION
A possible solution for higher efficiencies using SiC has been presented, using parallel connection of power modules. The experimental results of the proposed VSC driving a motor verify an efficiency exceeding 99%. A reliability analysis has been performed on a 312-kVA VSC. Parallelconnecting devices will increase the amount of components and this has a negative impact on the reliability performance of the system. By having additional power modules connected in parallel, the conduction losses drop and, therefore, the efficiency increases. However, the MTTF decreases as the number of power modules increases. Two different failure modes have been studied, the V GS stress and the V DS stress. Additionally, two possible cases were analyzed: 1) no redundancy and 2) active redundancy. This analysis has shown that the gate-source voltage stress determines the reliability and MTTF of the complete system. Nevertheless, decreasing the positive gate-source voltage could increase the reliability of the system approximately 2.5-4 times without affecting the efficiency significantly. Moreover, adding redundancy to the system could also increase the MTTF by approximately three to five times. Finally, an undesired tradeoff between the high efficiency targeted and the reliability of the system is introduced. By having more modules connected in parallel, the conduction losses drop and therefore, the efficiency rises. However, the MTTF decreases as the number of power modules increases.
